

EEL3701

Menu




- Programmable Logic Devices (PLDs)
 - > Programmable Array Logic (PALs)
 - > Programmable Logic Arrays (PLAs)
 - > PAL/GAL 16V8; PAL/GAL 22V10
 - > CPLD: Altera's MAX 3064
 - > FPGA: MAX 10

- Read Roth:
 - > Sections 9.6-9.8
 - > (Sections 16.4-16.6)
- Read Lam:
 - > Sections 6.4


 See examples on web: [Lam Ch 6 PLD figs](#), [PAL/GAL info](#), [m3000a.pdf](#), [m10_overview](#), [m10_architecture.pdf](#)

University of Florida, EEL 3701 – File 21
© Dr. Eric M. Schwartz

1




EEL3701

Programmable Logic Devices and Programmable Logic Arrays (PLA's)


See Lam Section 6.4

- In conventional MSOP design, a function of 10 inputs and 8 outputs can be expressed as:
 - > $Z_i = f(x_0, x_1, \dots, x_9), i = 0, 1, \dots, 7$




University of Florida, EEL 3701 – File 21
© Dr. Eric M. Schwartz

2



3



4

EEL3701 Simplified Schematics

(a) Functional block diagram

(b) Truth table

X_0	X_1	X_2	X_3	Z_0	Z_1
0	0	0	0	0	0
0	0	0	1	1	0
0	0	1	0	1	1
0	0	1	1	0	0
0	1	0	0	0	0
0	1	0	1	1	1
0	1	1	0	0	1
0	1	1	1	1	0
1	0	0	0	1	0
1	0	0	1	0	0
1	0	1	0	0	0
1	0	1	1	0	0
1	1	0	0	1	1
1	1	0	1	0	0
1	1	1	0	0	1
1	1	1	1	0	0

PLA

LAM Fig 6.11

$f_1 = \Sigma(1,2,5,8,12)$
 $f_2 = \Sigma(2,5,6,12,14)$

5

EEL3701


Programmable Logic Devices and Programmable Logic Arrays (PLA's)

- ❑ **Q:** PLA's use SOPs. Any problems with using only SOPs?
A: _____
- ❑ **Q:** Why not us POSs?
A: _____
- ❑ PLA's are not a new, but a systematic technique for realizing combinational logic in a single package (IC). This allows us to take advantage of LSI (Large-Scaled Integration).


University of Florida, EEL 3701 – File 21
 © Dr. Eric M. Schwartz

6


6



7



8




EEL3701

PLD Options

- PLD = Programmable Logic Device
 - > PLAs and PALs are the two simplest types of PLDs
- PLD's provide you with three options:
 - > Manufacturer programmable (like masked ROM)
 - > Field programmable (by blowing fuse links) PLDs (FPLD)
 - > Electrically erasable (reusable or recyclable) PLDs (EEPLD)
- **Disadvantages**
 - > For FPLD's, just one chance to get it right
 - > Need to buy a programmer
- **Advantages**
 - > Small board area, less cost/wires/solder, less stocking costs, reliability, flexibility, secrecy

University of Florida, EEL 3701 – File 21
© Dr. Eric M. Schwartz

9




EEL3701

82S100 FPLA

- 16 inputs ($I_0 - I_{15}$)
- 8 outputs ($F_0 - F_7$)
- Tri-state enable, CE(L) controls all outputs

Lam Fig 6.14



Notes:
1. All AND/XOR gate inputs with a blown link float to a logic 1
2. All OR gate inputs with a blown link float to a logic 0

University of Florida, EEL 3701 – File 21
© Dr. Eric M. Schwartz

10

EEL3701

82S100 FPLA

- 16 inputs ($I_0 - I_{15}$)
- 8 outputs ($F_0 - F_7$)
- Tri-state enable, CE(L) controls all outputs

Lam Fig 6.14

Both activation-levels of all inputs are available

Inverting AND non-inverting buffer

XOR

Tri-state buffer

Tri-state enable

All ANDs are available to all ORs

University of Florida, EEL 3701 – File 21
© Dr. Eric M. Schwartz

11

EEL3701

Programmable output activation level

- If CE = 1, then can select the desired activation-level of the output

$X_i = \text{GND}$ $\text{XOR}[0, S_i] = S_i$

$X \oplus 0 = X$ and $X \oplus 1 = /X$


Lam Fig 6.15

- Not driven inputs are high (X_i)

$X_i = \text{Vcc}$ $\text{XOR}[1, S_i] = /S_i$

University of Florida, EEL 3701 – File 21
© Dr. Eric M. Schwartz

12




EEL3701

Tri-state outputs


Lam Fig 6.15

- If CE = 0, then output is tri-stated
- If CE = 1, then output is not tri-stated



$X_i = \text{GND}$ $\text{XOR}[0, S_i] = S_i$

$S_i(\text{H}), \text{ if CE}=1$
 $\text{Hi-Z}, \text{ if CE}=0$




$X_i = \text{Vcc}$ $\text{XOR}[1, S_i] = /S_i$

$S_i(\text{L}), \text{ if CE}=1$
 $\text{Hi-Z}, \text{ if CE}=0$

University of Florida, EEL 3701 – File 21
© Dr. Eric M. Schwartz

13



EEL3701


PAL14H4

Lam Fig 6.16

- PALs do **NOT** share, i.e., they have their own ANDs
- 14 inputs
- 4 ANDs per OR
- 4 outputs (ORs)


$$Y = ABC + A /B + /A /B /C$$


$$Z = A /B + /A B C + B /C$$




University of Florida, EEL 3701 – File 21
© Dr. Eric M. Schwartz

14

 **EEL3701 PAL Abbreviations**



The X in the AND $\rightarrow$ all inputs connected, i.e., $Z = A*/A*B*/B = 0$
 $\rightarrow$ AND gate is not used




Nothing in AND or connected to AND $\rightarrow$ no inputs connected, i.e., $Z = 1$

Lam Fig 6.17


So what is the output of this OR gate? ____

University of Florida, EEL 3701 – File 21
 © Dr. Eric M. Schwartz

15


 **EEL3701 Programmable Array Logic (PAL)**

- PAL is a special case of PLAs
- PALs have a **fixed** OR array (instead of the programmable OR Array for the PLA), i.e., PALs do **NOT** share (each OR needs its own ANDs)
- PALs are cheaper than PLA, but less flexible




University of Florida, EEL 3701 – File 21
 © Dr. Eric M. Schwartz

16



17



18

EEL3701 Output Logic Block: 16V8 Registered Mode Option

16V8

1	IO/CLK	VCC	20
2	11	GND	10
3	12		
4	13	I/O0	12
5	14	I/O1	13
6	15	I/O2	14
7	16	I/O3	15
8	17	I/O4	16
9	18	I/O5	17
10	19	I/O6	18
11	10	I/O7	19

• See also:

- PAL22V10
- GAL22V10

16V8B_PAL.pdf
University of Florida, EEL 3701 – File 21
© Dr. Eric M. Schwartz

pal22v10.pdf

19


EEL3701 PAL22V10 Block Diagram

- Up to 22 inputs (some can be inputs)
- Up to 10 outputs (some can be inputs or fed back)
- 10 OR gates have five different fan-ins

pal22v10.pdf

University of Florida, EEL 3701 – File 21
© Dr. Eric M. Schwartz

20




EEL3701

PAL22V10

Macrocell


- Output can be combinational (either activation level)
- Output can be registered (either activation level)
- Output can be fed back
- Synchronous preset
- Asynchronous reset

Registered/Combinatorial		
C ₁	C ₀	Configuration
0	0	Registered/Active LOW
0	1	Registered/Active HIGH
1	0	Combinatorial/Active LOW
1	1	Combinatorial/Active HIGH



University of Florida, EEL 3701 – File 21
 © Dr. Eric M. Schwartz pal22v10.pdf 21

21



EEL3701

MAX 3064 CPLD

- MAX 3064 (m3000a.pdf)



 m3000a.pdf

Table 1. MAX 3000A Device Features


Feature	EPM3032A	EPM3064A	EPM3128A	EPM3256A	EPM3512A
Usable gates	600	1,250	2,500	5,000	10,000
Macrocells	32	64	128	256	512
Logic array blocks	2	4	8	16	32
Maximum user I/O pins	34	66	98	161	208
t _{PD} (ns)	4.5	4.5	5.0	7.5	7.5
t _{SU} (ns)	2.9	2.8	3.3	5.2	5.6
t _{CO1} (ns)	3.0	3.1	3.4	4.8	4.7
f _{CNT} (MHz)	227.3	222.2	192.3	126.6	116.3

University of Florida, EEL 3701 – File 21
 © Dr. Eric M. Schwartz 22

22



23



24

EEL3701 CPLD versus FPGA

- CPLD is a sum of products device, with multiple PLDs that do some sharing

CPLD figure from Roth, Chapter 9

The diagram illustrates the internal structure of a CPLD. It starts with 36 inputs from the Input Array (IA) entering a grid of 48 AND gates. These gates are connected to one of 16 OR gates. The output of the OR gate is labeled 'F'. This signal then passes through a 'Programmable Select' block (labeled '1') to a 'Flip-Flop' block (labeled 'D', 'CE', 'CK', 'Q'). The output of the flip-flop is labeled 'G'. This signal then passes through a 'Programmable Enable' block (labeled '2') to an 'Output Cell' (labeled '3'). The output cell has two outputs: 'To IA' and 'I/O Pin'. The diagram is divided into three main sections: 'Part of PLA' (the AND/OR gate structure), 'Simplified Macrocell' (the flip-flop and select blocks), and 'Output Cell' (the output logic).

University of Florida, EEL 3701 – File 21
© Dr. Eric M. Schwartz

31

EEL3701 CPLD versus FPGA

- CPLD is a sum of products device, with multiple PLDs that do some sharing

<https://www.quora.com/What-is-the-difference-between-CPLD-and-FPGA>

CPLD Architecture

The diagram shows a top-level view of a CPLD architecture. It consists of four 'PLD' blocks arranged in a 2x2 grid. These blocks are interconnected by 'Programmable wiring channels' that run horizontally and vertically between the blocks. 'I/O Cells' are located around the perimeter of the device, connected to the PLD blocks. The diagram is titled 'CPLD Architecture'.

Figure from Quora

University of Florida, EEL 3701 – File 21
© Dr. Eric M. Schwartz

32

EEL3701 CPLD versus FPGA

- FPGAs use look-up tables (LUTs) (essentially truth tables) and programmable MUXs

FPGA figure from Roth, Chapter 9

* = Programmable MUX

University of Florida, EEL 3701 – File 21
© Dr. Eric M. Schwartz

33

EEL3701 CPLD versus FPGA

- FPGAs use look-up tables (LUTs) (essentially truth tables) and programmable MUXs


FPGA Architecture

<https://www.quora.com/What-is-the-difference-between-CPLD-and-FPGA>

Figure from Quora

University of Florida, EEL 3701 – File 21
© Dr. Eric M. Schwartz

34




EEL3701 CPLD versus FPGA

- CPLDs are generally non-volatile
- FPGAs are generally volatile
- CPLDs often have **equal propagation delays** for both most combinatorial logic and most registered logic (but these are different)
- FPGAs have **unequal propagation delays** for all signals
- FPGAs generally have higher capacity than CPLDs

University of Florida, EEL 3701 – File 21
© Dr. Eric M. Schwartz

35



EEL3701 MAX 10 FPGA on DE10-Lite


- The MAX 10 is an FPGA (Field Programmable Gate Array) now used in 3701
- Our chip is a **10M50DAF484C7G**
 - >10M = Family - Intel MAX 10
 - >50: Member code - 50k logic elements
 - >DA: Feature Options – Dual supply (analog & flash)
 - >F: Package Type - FineLine BGA (FBGA)
 - >484: Package code - 484 pins, 23 mm x 23 mm
 - >C: Operating Temperature - Commercial (0°C to 80°C)
 - >7: Speed Grade – middle
 - >G: Option - RoHS6 (restriction of hazardous substance standard)

<https://www.altera.com/documentation/myt1396938463674.html#myt1396949701969>

Intel MAX 10 FPGA Device Overview: Fig 1

University of Florida, EEL 3701 – File 21
© Dr. Eric M. Schwartz

36



EEL3701

Our previous MAX 10 FPGA

- The MAX 10 is an FPGA (Field Programmable Gate Array) now used in 3701
- Chip was a **10M02SCU169C8G**
 - >10M = Family - Intel MAX 10
 - >02: Member code - 2k logic elements
 - >SC: Feature Options - Single supply – compact features
 - >U: Package Type - Ultra FineLine BGA (UBGA)
 - >169: Package code - 169 pins, 11 mm x 11 mm
 - >C: Operating Temperature - Commercial (0°C to 85°C)
 - >8: Speed Grade – slowest
 - >G: Option - RoHS6 (restriction of hazardous substance standard)


<https://www.altera.com/documentation/myt1396938463674.html#myt1396949701969>

Intel MAX 10 FPGA
Device Overview: Fig 1

University of Florida, EEL 3701 – File 21
© Dr. Eric M. Schwartz

37

37



EEL3701

Our MAX 10

- Our **10M02SCU169C8G**
 - >2k Logic Elements
 - >108 Kb of M9K Memory
 - >96 Kb of User Flash Memory
 - >16 - 18 × 18 Multipliers
 - >2 – PLLs
 - >246 GPIO
 - >LVDS (low-voltage differential signaling) for high speed serial communication
 - 15 Dedicated Tx; 114 Emulated Tx; 114 Dedicated Rx
 - >No ADC (but others in the family have this)


<https://www.altera.com/documentation/myt1396938463674.html#myt1396949701969>

Intel MAX 10 FPGA
Device Overview: Tab 4


University of Florida, EEL 3701 – File 21
© Dr. Eric M. Schwartz

38

38



39



40

EEL3701 Max10 LAB-Wide Control Signals Structure

Dedicated LAB Row Clocks

Local Interconnect

Local Interconnect

Local Interconnect

Local Interconnect

labclk1

labclk2

syncload

labclr1

labclr2

syncr

Max 10 Architecture: Fig 4

University of Florida, EEL 3701 – File 21
© Dr. Eric M. Schwartz

41

EEL3701 MAX 10 Architecture

Figure 5. LE High-Level Block Diagram for MAX 10 Devices.

The diagram illustrates the internal architecture of a Logic Element (LE) in a MAX 10 device. It shows the flow of data and control signals between various functional blocks:


- Inputs:** data 1, data 2, data 3, data 4, LE Carry-In, Register Chain Routing from previous LE, LAB-Wide Synchronous Load, LAB-Wide Synchronous Clear, Register Feedback (dashed green line), labclr1, labclr2, Chip-Wide Reset (DEV_CLRn), labclk1, labclk2, labclkna1, and labclkna2.
- Core Blocks:**
 - Look-Up Table (LUT):** Receives data 1-4 and produces a Register Feedback signal.
 - Carry Chain:** Receives LE Carry-In and LUT output; its output is the LE Carry-Out.
 - Synchronous Load and Clear Logic:** Receives LAB-Wide Synchronous Load and Clear signals, and the Register Feedback signal.
 - Asynchronous Clear Logic:** Receives labclr1, labclr2, and Chip-Wide Reset.
 - Clock & Clock Enable Select:** Receives labclk1, labclk2, labclkna1, and labclkna2.
 - Programmable Register:** A D-type flip-flop that receives data from the Synchronous Load and Clear Logic and the Asynchronous Clear Logic. Its output is the Register Chain Output.
- Routing:** The Register Chain Output is multiplexed into three paths: Row, Column, And Direct Link Routing; Row, Column, And Direct Link Routing; and Local Routing.

Max 10 Architecture: Fig 5

42

EEL3701 MAX 10 Architecture

Figure 6. LE Operating in Normal Mode for MAX 10 devices




University of Florida, EEL 3701 – File 21
© Dr. Eric M. Schwartz

43

43

EEL3701 MAX 10 Architecture

Figure 7. LE Operating in Arithmetic Mode for MAX 10 devices




https://mil.ufl.edu/3701/docs/Max10/m10_architecture.pdf


University of Florida, EEL 3701 – File 21
© Dr. Eric M. Schwartz

44

44



45



46