

UF's EEL3701:
Digital Logic &
Computer
Systems by
Eric Schwartz

EEL3701

Menu

- Programmable Logic Devices (PLDs)
 - >Programmable Array Logic (PALs)
 - >Programmable Logic Arrays (PLAs)
 - >PAL/GAL 16V8; PAL/GAL 22V10
 - >CPLD: Altera's MAX 3064
 - >FPGA: MAX 10

- Read Roth:
 - >Sections 9.6-9.8
 - >(Sections 16.4-16.6)
- Read Lam:
 - >Sections 6.4

See examples on web: [Lam Ch 6 PLD figs, PAL/GAL info, m3000a.pdf, m10_overview, m10_architecture.pdf](#)

University of Florida, EEL 3701 – File 21
© Dr. Eric M. Schwartz

1

UF's EEL3701:
Digital Logic &
Computer
Systems by
Eric Schwartz

EEL3701

See Lam Section 6.4

Programmable Logic Devices and Programmable Logic Arrays (PLA's)


- In conventional MSOP design, a function of 10 inputs and 8 outputs can be expressed as:

$$>Z_i = f(x_0, x_1, \dots, x_9), i = 0, 1, \dots, 7$$


X ₀
X ₁
X ₂
X ₃
X ₄
X ₅
X ₆
X ₇
X ₈
X ₉

University of Florida, EEL 3701 – File 21
© Dr. Eric M. Schwartz


2




3




4




5




6



7



8




UF's EEL3701: Digital Logic & Computer Systems by Eric Schwartz

EEL3701

PLD Options

- PLD = Programmable Logic Device
 - > PLAs and PALs are the two simplest types of PLDs
- PLD's provide you with three options:
 - > Manufacturer programmable (like masked ROM)
 - > Field programmable (by blowing fuse links) PLDs (FPLD)
 - > Electrically erasable (reusable or recyclable) PLDs (EEPLD)
- **Disadvantages**
 - > For FPLD's, just one chance to get it right
 - > Need to buy a programmer
- **Advantages**
 - > Small board area, less cost/wires/solder, less stocking costs, reliability, flexibility, secrecy



UF's EEL3701: Digital Logic & Computer Systems by Eric Schwartz

EEL3



82S100 FPLA



- 16 inputs ($I_0 - I_{15}$)
- 8 outputs ($F_0 - F_7$)
- Tri-state enable, $CE(L)$ controls all outputs



Lam Fig 6.14


Notes:

1. All AND/XOR gate inputs with a blown link float to a logic 1
2. All OR gate inputs with a blown link float to a logic 0












17



18



19



20

**EEL3701
PAL22V10
Macrocell**

		Registered/Combinatorial
C ₁	C ₀	Configuration
0	0	Registered/Active LOW
0	1	Registered/Active HIGH
1	0	Combinatorial/Active LOW
1	1	Combinatorial/Active HIGH

- Output can be combinatorial (either activation level)
- Output can be registered (either activation level)
- Output can be fed back
- Synchronous preset
- Asynchronous reset

University of Florida, EEL 3701 – File 21
© Dr. Eric M. Schwartz

pal22v10.pdf

21

EEL3701 MAX 3064 CPLD


- MAX 3064 (m3000a.pdf)

m3000a.pdf


Feature	EPM3032A	EPM3064A	EPM3128A	EPM3256A	EPM3512A
Usable gates	600	1,250	2,500	5,000	10,000
Macrocells	32	64	128	256	512
Logic array blocks	2	4	8	16	32
Maximum user I/O pins	34	66	98	161	208
t _{PD} (ns)	4.5	4.5	5.0	7.5	7.5
t _{SU} (ns)	2.9	2.8	3.3	5.2	5.6
t _{CO1} (ns)	3.0	3.1	3.4	4.8	4.7
f _{CNT} (MHz)	227.3	222.2	192.3	126.6	116.3

University of Florida, EEL 3701 – File 21
© Dr. Eric M. Schwartz


22




23





24




31



32






EEL3701 CPLD versus FPGA

- CPLDs are generally non-volatile
- FPGAs are generally volatile
- CPLDs often have **equal propagation delays** for both most combinatorial logic and most registered logic (but these are different)
- FPGAs have **unequal propagation delays** for all signals
- FPGAs generally have higher capacity than CPLDs

University of Florida, EEL 3701 – File 21
© Dr. Eric M. Schwartz

35



EEL3701 MAX 10 FPGA on DE10-Lite


- The MAX 10 is an FPGA (Field Programmable Gate Array) now used in 3701
- Our chip is a **10M50DAF484C7G**
 - >10M = Family - Intel MAX 10
 - >50: Member code - 50k logic elements
 - >DA: Feature Options – Dual supply (analog & flash)
 - >F: Package Type - FineLine BGA (FBGA)
 - >484: Package code - 484 pins, 23 mm x 23 mm
 - >C: Operating Temperature - Commercial (0°C to 80°C)
 - >7: Speed Grade – middle
 - >G: Option - RoHS6 (restriction of hazardous substance standard)

<https://www.altera.com/documentation/myst1396938463674.html#myst1396949701969>

Intel MAX 10 FPGA Device Overview: Fig 1

University of Florida, EEL 3701 – File 21
© Dr. Eric M. Schwartz

36

 EEL3701
Our previous MAX 10 FPGA

- The MAX 10 is an FPGA (Field Programmable Gate Array) now used in 3701
- Chip was a **10M02SCU169C8G**
 - >10M = Family - Intel MAX 10
 - >02: Member code - 2k logic elements
 - >SC: Feature Options - Single supply – compact features
 - >U: Package Type - Ultra FineLine BGA (UBGA)
 - >169: Package code - 169 pins, 11 mm x 11 mm
 - >C: Operating Temperature - Commercial (0°C to 85°C)
 - >8: Speed Grade – slowest
 - >G: Option - RoHS6 (restriction of hazardous substance standard)

<https://www.altera.com/documentation/myst1396938463674.html#myt1396949701969>

Intel MAX 10 FPGA Device Overview: Fig 1

University of Florida, EEL 3701 – File 21
© Dr. Eric M. Schwartz

37

 EEL3701
Our MAX 10


- Our **10M02SCU169C8G**
 - >2k Logic Elements
 - >108 Kb of M9K Memory
 - >96 Kb of User Flash Memory
 - >16 - 18 × 18 Multipliers
 - >2 – PLLs
 - >246 GPIO
 - >LVDS (low-voltage differential signaling) for high speed serial communication
 - 15 Dedicated Tx; 114 Emulated Tx; 114 Dedicated Rx
 - >No ADC (but others in the family have this)

<https://www.altera.com/documentation/myst1396938463674.html#myt1396949701969>


Intel MAX 10 FPGA Device Overview: Tab 4

University of Florida, EEL 3701 – File 21
© Dr. Eric M. Schwartz



38






39



40








45

45



46

46